




MEMORY CHANNEL A


MEMORY CHANNEL B



Place close to ASIC ball
Use localized Vref on the memory page

MEMORY INTERFACE B

MEMORY INTERFACE B




MEMMODE[1:0]	MEMORY IO VOLTAGE	
01	2.5V (DDR)	Default
10	1.8V (DDR)	
11	3.3V (SDR)	



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7N6
(905) 882-2600

Title				R9200-64/128DV			
Size		Document Number				Rev	
Custom		81-105-L30100				1.0	
Date: Monday, September 29, 2003				Sheet 3 of 16			



Regulator for VDDC (ASIC Core)

Vin = 3.3V AGP


Vout = 1.5V ~ 1.62V

Iout = 4A MAX (load consumption)

Iout = 2.5A MAX (Power rail consumption)

Cout1 470uF thru hole capacitor (P/N 4051047700) has 30mR ESR where as 470uF SMT (P/N 4262047700) capacitor has 150mR ESR. For current below 4.5A, 1 thru 470uF is enough.

*** Indicate number of via required for the connection




ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7N6
(905) 882-2600


Title		R9200-64/128TD		
Size	Document Number	81-105-L30100		Rev
B				1.0
Date:	Monday, September 29, 2003	Sheet	5 of 16	

Vin = 3.3V AGP
Vout = 1.8V
Iout = 350mA + 100mA + 50mA = 500mA MAX
Iout = 600mA MAX (with PVDD/TPVDD)

	Rct1	Rct2
1.8V	1K 3240100100 603	422R 3240422000 603
1.9V		499R 3240499000 603




Vin = 3.3V AGP
Vout = +1.8V
Iout = 25mA MAX (PVDD only)
Iout = 30mA MAX (PVDD + TPVDD)



805 package resistor are required for sufficient power rating (0.1W rating). $(3.465V - 1.8V) * 50.5mA = 0.085W$; therefore, smaller resistor value would require 1206 package

Vin = 3.3V AGP
Vout = 2.5V (TSOP)
Iout = 1200mA MAX
Iout = 1000mA Est. MAX




Placed close to
+MVDDQ output
for EMI

Placed close to +VDDC output for EMI

Placed close to
+VDDC output for EMI


Vin = 3.3V AGP
Vout = +1.8V
Iout = 10mA MAX



Vin = +3.3V AGP
Vout = 1.8V
Iout = 15mA MAX


TPVDD might not be needed if PVDD can provide stable 1.8V

Vin = 3.3V AGP
Vout = +1.62V
Iout = 10mA MAX
15mA Estimate MAX




Vin = +3.3V AGP
Vout = 2.5V
Iout = 150mA MAX

A2VDD might not be needed if VDD can provide stable 2.5V



A2VDD and A2VSSN routed with at least 15 mil trace and not longer than 1.5 inch.
A2VSSN with single via to GND at the regulator





OPTION STRAPS

STRAPS	PIN	DESCRIPTION	DEFAULT
AGPFBSKEW(1:0)	GPIO(1:0)	AGP 1x clock feedback phase adjustment wrt refclk(cpucclk) 00 - refclk slightly earlier then feedback 01 - refclk 1 tap earlier then feedback 10 - refclk 1 tap later then feedback 11 - refclk 2 taps earlier then feedback clock	00 (internal pull-down)
X1CLK_SKWE(1:0)	GPIO(3:2)	Clock phase adjustment between x1 clk and x2clk 00 - 0 tap delay 01 - 1 tap delay 10 - 2 taps delay 11 - 3 taps delay	00 (internal pull-down)
ROMIDCFG(3:0)	GPIO(9,13:11)	If no ROM attached, controls chip IDIs. If rom attached identifies ROM type 0000 - No ROM, CHG_ID=0 0001 - No ROM, CHG_ID=1 0100 - reserved 0110 - reserved 1000 - Parallel ROM, chip IDIs from ROM 1001 - Serial AT25F1024 ROM (Atmel), chip IDIs from ROM 1010 - Serial AT45DB011 ROM (Atmel), chip IDIs from ROM 1011 - Serial M25P05/10 ROM (ST), chip IDIs from ROM 1100 - Reserved 1100 - Serial NX25F011B ROM (ISSI), chip IDIs from ROM	1100
ID_DISABLE	GPIO(8)	0 - Normal operation 1 - Shuts the chip down by not responding to any config cycles In a system with two graphics chips, one on the motherboard, the other on add-in card, the strap can be used to disable one of the two through a jumper.	0 (internal pull-down)
BUSCFG(2:0)	GPIO(6:4)	Controls bus type, CLK PLL select, and IDSEL 000 - 1.5V BUS -> AGP 4x, PLL clk, IDSEL=AD16 000 - 3.3V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD16 001 - 1.5V BUS -> AGP 4x, PLL clk, IDSEL=AD17 001 - 3.3V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD17 010 - 1.5V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD16 010 - 3.3V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD16 011 - 1.5V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD17 011 - 3.3V BUS -> AGP 1x/2x, PLL clk, IDSEL=AD17 100 - PCI 66MHz, PLL clk 101 - PCI 33MHz, 3.3v, REF clk 110 - 1.5V BUS -> AGP 1x, REF clk, IDSEL=AD16 110 - 3.3V BUS -> AGP 1x, REF clk, IDSEL=AD16 111 - 1.5V BUS -> AGP 1x, REF clk, IDSEL=AD17 111 - 3.3V BUS -> AGP 1x, REF clk, IDSEL=AD17 Note that for AGP configurations GPIO(4) acts as the IDSEL strap. For PCI it acts as the PLL bypass (33 or 66MHz) strap.	000 (internal pull-down)
VGA_DISABLE	GPIO(7)	0 - VGA controller capability enabled. 1 - The device will not be recognized as the systemis VGA controller.	0
MULTIFUNC(1:0)	LCDDATA(17:16)	Multi-function device select 00 - single function device. 01 - two function device. No AGP in either function 10 - two function device. AGP only in function 0 11 - two function device. AGP in both functions If BUSCFG pin based straps are set to PCI, then AGP will not be enabled in any function. See AGP function table below for detail on AGP ability claims.	10
VIP_DEVICE	LCDDATA(20) STRAP T	Indicates if any slave VIP host devices drove this in low during reset. 0 - Slave VIP host port devices present 1 - No slave VIP host port devices reporting presence during reset	0

STRAP P	INTERRUPT
LOW	ENABLED (DEFAULT)
HIGH	DISABLED

<Variant Name>



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7N6
(905) 882-2600



Title
R9200-64/128DV

Size B
Document Number
81-105-L30100

Date: Monday, September 29, 2003

Sheet 7 of 16

Rev 1.0




STRAPS	PIN	DESCRIPTION
DC_STRAP1	LCDDATA12	Internal TMD5 Enabled 0 - Disabled 1 - Enabled
DC_STRAP2	LCDDATA13	Video Capture Enabled 0 - Disabled 1 - Enabled
DC_STRAP4 DC_STRAP5	LCDDATA15 LCDDATA19	DAC2 Configuration 0 - DAC2 Off 0 - DAC2 On as CRT 1 - DAC2 On as TVOUT 1 - DAC2 On as TVOUT and CRT
DC_STRAP6	LCDDATA18	TVO Standard Default (Resistor pull-up and switch short to GND) 0 - PAL (on board resistor pull-down and switch closed) 1 - NTSC (on board resistor pull-up)



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7N6
(905) 882-2600

Title	R9200-64/128DV		
Size B	Document Number	81-105-L30100	Rev 1.0
Date:	Monday, September 29, 2003	Sheet 8 of 16	


TERMINATION FOR MEMORY CHANNEL A






CLOCK terminations

Change from 1:1 spacing to at least a 2.5:1 spacing between the pair

These resistors and caps must be placed to minimize any stubs. These must also be placed after the memory



Proper Termination of QSA?



<Variant Name>



ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada L3T 7W6
(905) 882-2600

Title	R9200-64/128DV		
Size	Document Number	81-105-L30100	Rev
Custom			1.0
Date	Monday, September 29, 2003	Sheet	9 of 18

TERMINATION FOR MEMORY CHANNEL B

3 MDB[63..0] << MDB[63..0]

MDB0	RP167A	1	56R	M MDB0
MDB1	RP167B	2	56R	M MDB1
MDB2	RP167C	3	56R	M MDB2
MDB3	RP167D	4	56R	M MDB3
MDB4	RP168A	1	56R	M MDB4
MDB5	RP168B	2	56R	M MDB5
MDB6	RP168C	3	56R	M MDB6
MDB7	RP168D	4	56R	M MDB7
MDB8	RP169A	1	56R	M MDB8
MDB9	RP169B	2	56R	M MDB9
MDB10	RP169C	3	56R	M MDB10
MDB11	RP169D	4	56R	M MDB11
MDB12	RP170A	1	56R	M MDB12
MDB13	RP170B	2	56R	M MDB13
MDB14	RP170C	3	56R	M MDB14
MDB15	RP170D	4	56R	M MDB15
MDB16	RP171A	1	56R	M MDB16
MDB17	RP171B	2	56R	M MDB17
MDB18	RP171C	3	56R	M MDB18
MDB19	RP171D	4	56R	M MDB19
MDB20	RP172A	1	56R	M MDB20
MDB21	RP172B	2	56R	M MDB21
MDB22	RP172C	3	56R	M MDB22
MDB23	RP172D	4	56R	M MDB23
MDB24	RP173A	1	56R	M MDB24
MDB25	RP173B	2	56R	M MDB25
MDB26	RP173C	3	56R	M MDB26
MDB27	RP173D	4	56R	M MDB27
MDB28	RP174A	1	56R	M MDB28
MDB29	RP174B	2	56R	M MDB29
MDB30	RP174C	3	56R	M MDB30
MDB31	RP174D	4	56R	M MDB31
MDB32	RP175A	1	56R	M MDB32
MDB33	RP175B	2	56R	M MDB33
MDB34	RP175C	3	56R	M MDB34
MDB35	RP175D	4	56R	M MDB35
MDB36	RP176A	1	56R	M MDB36
MDB37	RP176B	2	56R	M MDB37
MDB38	RP176C	3	56R	M MDB38
MDB39	RP176D	4	56R	M MDB39
MDB40	RP177A	1	56R	M MDB40
MDB41	RP177B	2	56R	M MDB41
MDB42	RP177C	3	56R	M MDB42
MDB43	RP177D	4	56R	M MDB43
MDB44	RP178A	1	56R	M MDB44
MDB45	RP178B	2	56R	M MDB45
MDB46	RP178C	3	56R	M MDB46
MDB47	RP178D	4	56R	M MDB47
MDB48	RP179A	1	56R	M MDB48
MDB49	RP179B	2	56R	M MDB49
MDB50	RP179C	3	56R	M MDB50
MDB51	RP179D	4	56R	M MDB51
MDB52	RP180A	1	56R	M MDB52
MDB53	RP180B	2	56R	M MDB53
MDB54	RP180C	3	56R	M MDB54
MDB55	RP180D	4	56R	M MDB55
MDB56	RP181A	1	56R	M MDB56
MDB57	RP181B	2	56R	M MDB57
MDB58	RP181C	3	56R	M MDB58
MDB59	RP181D	4	56R	M MDB59
MDB60	RP182A	1	56R	M MDB60
MDB61	RP182B	2	56R	M MDB61
MDB62	RP182C	3	56R	M MDB62
MDB63	RP182D	4	56R	M MDB63

SERIES Resistors

For Bi-Directional signals,
Series resistors should be
placed close to the
memory

3 QSB[7..0] << QSB[7..0]

QSB0	R859	OR	M QSB0
QSB1	R860	OR	M QSB1
QSB2	R861	OR	M QSB2
QSB3	R862	OR	M QSB3
QSB4	R863	OR	M QSB4
QSB5	R864	OR	M QSB5
QSB6	R865	OR	M QSB6
QSB7	R866	OR	M QSB7

M_QSB[7..0] << M_QSB[7..0] 11

Proper Termination of QSB?

11 M_DQMB[7..0] << M_DQMB[7..0]

M_DQMB0	R875	56R	DQMB0
M_DQMB1	R876	56R	DQMB1
M_DQMB2	R877	56R	DQMB2
M_DQMB3	R878	56R	DQMB3
M_DQMB4	R879	56R	DQMB4
M_DQMB5	R880	56R	DQMB5
M_DQMB6	R881	56R	DQMB6
M_DQMB7	R882	56R	DQMB7

DQMB[7..0] << DQMB[7..0] 3

11 M_MAB[13..0] << M_MAB[13..0]

M_MAB0	RP187D	4	5.0R	MAB0
M_MAB1	RP187C	3	5.0R	MAB1
M_MAB2	RP187B	2	7.0R	MAB2
M_MAB3	RP187A	1	5.0R	MAB3
M_MAB4	RP188B	7	5.0R	MAB4
M_MAB5	RP188C	6	3.0R	MAB5
M_MAB6	RP189D	5	4.0R	MAB6
M_MAB7	RP189C	4	4.0R	MAB7
M_MAB8	RP189B	3	3.0R	MAB8
M_MAB9	RP189A	2	3.0R	MAB9
M_MAB10	RP188A	8	4.0R	MAB10
M_MAB11	RP188A	8	4.0R	MAB11
M_MAB12	RP190C	3	6.0R	MAB12
M_MAB13	RP190D	4	5.0R	MAB13

MAB[13..0] << MAB[13..0] 3


For Uni-Directional
signals, Series
resistors should be
placed close to the
ASIC

11 M_RASB#	M_RASB#	RP192C	6	3.0R	RASB#	3
11 M_CASB#	M_CASB#	RP192B	7	3.0R	CASB#	3
11 M_WE#	M_WE#	RP192A	8	1.0R	WE#	3
11 M_CSB#0	M_CSB#0	RP192D	5	4.0R	CSB#0	3
11 M_CSB#1	M_CSB#1	RP190A	1	4.0R	CSB#1	3
11 M_CKEB	M_CKEB	RP190B	2	7.0R	CKEB	3

CLOCK terminations

Change from 1:1 spacing to at least a
2.5:1 spacing between the pair

These resistors and caps must be placed to minimize any stubs. These
must also be placed after the memory





<Variant Name>




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7N6
(905) 882-2600

Title	R9200-64/128DV	Rev	1.0
Size	Document Number	B1-105-L30100	
Date	Monday, September 29, 2003	Sheet	10 of 18



Title			
R9200-64/128DV			
Size C	Document Number		Rev
	81-105-L30100		1.0
Date:	Monday, September 29, 2003	Sheet	11 of 16





ATI Technologies Inc.

33 Commerce Valley Drive East
Thornhill, Ontario
Canada, L3T 7N6
(905) 882-2600


Title		R9200-64/128DV	
Size	B	Document Number	81-105-L30100
Date	Monday, September 29, 2003	Sheet	12 of 16
		Rev	1.0

PRIMARY CRT

Place close to ASIC




OPTIONAL ESD/HOTPLUG PROTECTION DIODES




Change these inductors to 0R for EMI

Place close to CONNECTOR



*ATTENTION




<Variant Name>




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada L3T 7N6
(905) 882-2600

Title	R9200-64/128DV	Rev	1.0
Size	Custom	Document Number	81-105-L30100
Date:	Monday, September 29, 2003	Sheet	13 of 16

SECONDARY CRT




2 A_R/C_DAC2
2 A_G/Y_DAC2
2 A_B/COMP_DAC2
2.8 DC_strap5







A_R_DVI-I
A_G_DVI-I
A_B_DVI-I

DDCDATA_DVI-I_R
DDCCLK_DVI-I_R
A_HSYNC_DVI-I_R
A_VSYNC_DVI-I_R



To DVI1

A_R_DVI-I 16
A_G_DVI-I 16
A_B_DVI-I 16
DDCDATA_DVI-I_R 16
DDCCLK_DVI-I_R 16
A_HSYNC_DVI-I_R 16
A_VSYNC_DVI-I_R 16



<Variant Name>




ATI Technologies Inc.
1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X5
(905) 882-2600

Title	R9200-64/128DV		
Size	Document Number	81-105-L30100	Rev
Custom			1.0
Date:	Monday, September 29, 2003	Sheet	14 of 16


Place close to J6

VIVO MiniDIN 9-pin

Connector DIN Miniature Circular 9 Pin



J6 Pin define



Top view

<Variant Name>



ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7N6
(905) 882-2600

Title

R9200-64/128DV

Size
A

Document Number

81-105-L30100

Rev

1.0

Date:

Monday, September 29, 2003

Sheet

15


of

16

INSTALL TERMINATION RESISTORS CLOSE TO ASIC

INSTALL TERMINATION RESISTORS CLOSE TO CONNECTOR

PRIMARY DVI-I CONNECTOR



IF HOT PLUG DETECT IS NOT REQUIRED
REMOVE ALL THIS LOGIC EXCEPT
FOR 100K PULL DOWN

<Variant Name>



ATI Technologies Inc.

1 Commerce Valley Drive East
Markham, Ontario
Canada, L3T 7X6
(905) 882-2600

Title		R9200-64/128DV	
Size	Document Number	81-105-L30100	Rev
Cuspm			1.0
Date:	Monday, September 29, 2003	Sheet	16 of 16