


# *QIQY5*

## *Whisky3.0 (Y490)*

### *LA-8691P Rev0.2 Schematic*

*Intel IVY Bridge Processor with DDRIII + Panther Point PCH  
nVIDIA N13P GT1-A2 + 2nd VGA N13P GT1-A2  
2012-02-05 Rev0.2*

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2011/11/01	Deciphered Date	2012/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Page		
				Size	Document Number	Rev
				Custom	Y490-LA8691P	0.2
Date: Tuesday, March 20, 2012				Sheet	1 of 65	



**Power Circuit DC/DC**  
Page 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62

**DC/DC Interface CKT.** Page 51  
**RTC CKT.** Page 52

**POWER/B Conn.** Page 40  
**AUDIO, USB/B Conn.** Page 49

**ODD/B Conn.** page 41  
**NOVO/B Conn.** Page 40

Voltage Rails ( O --> Means ON , X --> Means OFF )

Power Plane / State	B+	+3VALW +5VALW	+1.5V	+5VS +3VS +1.5VS +VCCSA +V1.5S_VCCP +CPU_CORE +VGA_CORE +GFX_CORE +1.8VS +1.05VS +0.75VS +3.3VS_VGA +1.5VS_VGA +1.05VS_VGA
S0	O	O	O	O
S3	O	O	O	X
S5 S4/AC Only	O	O	X	X
S5 S4 Battery only	O	X	X	X
S5 S4 AC & Battery don't exist	X	X	X	X

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

USB Port Table

USB 2.0	USB 3.0	Port	4 External USB Port
	XHCI 1	0	Camera
		1	
		2	USB Port (Left Side)
		3	
		4	
		5	USB Port (Right Side)
		6	
		7	
		8	
		9	USB Port (Right Side)
		10	Mini Card(WLAN)
		11	
		12	
		13	Blue Tooth

BOM Structure Table

BOM Structure	BTO Item
HDMI@	HDMI part
CHG@	USB charger part
NOCHG@	No USB charger part
CMOS@	CMOS Camera part
8161@	AR8161 LAN part
8151@	AR8151 LAN part
8161S@	AR8161 LAN surge part
8151S@	AR8151 LAN surge part
SURGE@	AR8151&8161 LAN surge part
61@	X76 P/N for AR8161
51@	X76 P/N for AR8151
X76@	X76 Level part for VRAM
GC6@	NV CG6 support part
NOGC6@	NV no CG6 support part
AOAC@	AOAC support part
KBL@	K/B Light part
ME@	ME part
OPT@	For optimus function part
SLI@	For SLI function part
DS3@	Deep S3 support part
S3@	For S3 function part
GT@	NV chip part
@	Unpop

SMBUS Control Table

	SOURCE	Main VGA	2nd VGA	BATT	IT8580E	SODIMM	WLAN WiMAX	Thermal Sensor	PCH	TP Module
EC_SMB_CK1 EC_SMB_DA1	IT8580E +3VALW	X	X	V +3VALW	X	X	X	X	X	X
EC_SMB_CK2 EC_SMB_DA2	IT8580E +3VS	V +3VS	V +3VS	X	X	X	X	V +3VS	V +3V_PCH	X
SMB_CLK_S3 SMB_DATA_S3	PCH +3VS	X	X	X	X	V +3VS	V +3VS	X	V +3V_PCH	V +3VS

PCIE PORT LIST

Port	Device
1	LAN
2	WLAN
3	
4	Card Reader
5	
6	
7	
8	

EC SM Bus1 address

Device	Address
Smart Battery	0001 011X b

EC SM Bus2 address

Device	Address
Thermal Sensor EMC1403-2	1001_101xb
Master VGA	0x9E
Slave VGA	0x9C

PCH SM Bus address

Device	Address
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/11/01	Deciphered Date	2012/12/31	Title	Notes List
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Y490-LA8691P	0.2
				Date: Tuesday, March 20, 2012	Sheet 3 of 65

Hot plug detect for IFP link E

VGA and GDDR5 Voltage Rails (N13Px GPIO)

GPIO	I/O	ACTIVE	Function Description
GPIO0	OUT	-	GPU VID4
GPIO1	OUT	-	GPU VID3
GPIO2	OUT	-	VGA_BL_PWM
GPIO3	OUT	-	VGA_ENVDD
GPIO4	OUT	-	VGA_ENBKL
GPIO5	OUT	-	GPU VID1
GPIO6	OUT	-	GPU VID2
GPIO7	OUT	-	DPRSLPVR_VGA
GPIO8	I/O	-	Thermal Catastrophic Over Temperature
GPIO9	OUT	-	GPIO9
GPIO10	OUT	-	Memory VREF Control
GPIO11	OUT	-	GPU VID0
GPIO12	IN		AC Power Detect Input (10K pull High)
GPIO13	OUT	-	GPU VID5
GPIO14	OUT	-	FB_CLAMP_TOGGLE_REQ#
GPIO15	IN	N/A	(100K pull low)
GPIO16	OUT	-	FRMLCK#
GPIO17	IN	N/A	
GPIO18	IN	-	dGPU_HDMI_HPD
GPIO19	IN	-	HPD_IRQ

Performance Mode P0 TDP at Tj = 102 C\* (GDDR5)



	GPU (4)	Mem (1,5)	NVCLK /MCLK	NVVDD			FBVDD (1.35V)		FBVDDQ (GPU+Mem) (1.35V)		PCI Express (1.05V) (6)		I/O and PLLVDD (1.8V)		I/O and PLLVDD (1.05V)		Other (3.3V)	
Products	(W)	(W)	(MHz)	(V)	(A)	(W)	(A)	(W)	(A)	(W)	(mA)	(W)	(mA)	(W)	(mA)	(W)	(mA)	(W)
N13X 128bit 1GB GDDR5	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD

Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	+3VS_VGA	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
ROM_SI	+3VS_VGA	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	+3VS_VGA	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	+3VS_VGA	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	+3VS_VGA	3GIO_PAD_CFG_ADR[3]	3GIO_PAD_CFG_ADR[2]	3GIO_PAD_CFG_ADR[1]	3GIO_PAD_CFG_ADR[0]
STRAP2	+3VS_VGA	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	+3VS_VGA	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	+3VS_VGA	RESERVED	PCIE_SPEED_CHANGE_GEN3	PCIE_MAX_SPEED	DP_PLL_VDD33V

Device ID		setting		I2C Slave addresses ID	
N13P-GT (28nm)	0x0FDB	SMB_ALT_ADDR (ROM_SO Bit 1)	0	0x9E	
			1	0x9C	


GPU	ROM_SO	ROM_SCLK	STRAP0	STRAP1	STRAP2	STRAP3	STRAP4	
N13P-GT1 28nm	PU 10K	PU 25K	PU 45K	PD 35K	PD 10K	PU 5K	PD 10K	Master
	PU 20K	PU 25K	PU 45K	PD 35K	PD 10K	PD 5K	PD 10K	Slave

GPU		N13P-GT		
FB Memory (GDDR5)		ROM_SI		
Samsung 2500MHz	K4G10325FG-HC04			
	32Mx32	PD 45K		
Hynix 2500MHz	H5GQ1H24BFR-T2C			
	32Mx32	PD 35K		
Samsung 2500MHz	K4G20325FD-FC04			
	64Mx32	PD 30K		
Hynix 2500MHz	H5GQ2H24MFR-T2C			
	64Mx32	PD 25K		





- 1.all GPU power rails should be turned off within 10ms  
2. Optimus system VDD33 avoids drop down earlier than NVDD and FBVDDQ


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/01	Deciphered Date	2012/12/31	Title	VGA Notes List
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Y490-LA8691P	
				Date:	Tuesday, March 20, 2012
				Sheet	4 of 65




PROC_SEL	H : Sandy Bridge
	L : IVY Bridge





Buffered Reset to CPU






DDR SYSTEM MEMORY A




DDR SYSTEM MEMORY B



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/01	Deciphered Date	2012/12/31	Title	PROCESSOR(3/7) DDRIII
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Y490-LA8691P
				Date	Tuesday, March 20, 2012
				Sheet	7 of 65













# +1.5V\_CPU\_VDDQ

For Deep S3



## POWER



## GRAPHICS

### SENSE LINES


### VREF

### DDR3 - 1.5V RAILS

### SA RAIL

### MISC

## 1.8V RAIL






TYCO 2013620-2\_VYBRIDGE

ME@

Place the PU/PD resistor close to CPU within 2 inch (Reserve power side)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/01	Deciphered Date	2012/12/31	Title	PROCESSOR(6/7) PWR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HEADQUARTERS OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Y490-LA8691P
				Date	Tuesday, March 20, 2012
				Sheet	10 of 65




**DDR3 SO-DIMM A**

```
> DDR_A_D[0..63]      <7>
> DDR_A_DQS[0..7]     <7>
> DDR_A_DQS#[0..7]    <7>
> DDR_A_MA[0..15]     <7>
```


Layout Note:  
Place near DIMM

```
OSCON (220uF_6.3V_4.2L_ESR17m) *1=(SF000002Y00)
(10uF_0603_6.3V) *8
(0.1uF_402_10V) *4
```





Layout Note:  
Place near DIMM

Layout Note:  
Place near DIMM




DDR\_A\_DM[0:7] connect to GND

Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>DDRIII-SODIMM SLOT1</b>	
Issued Date	2011/11/01	Deciphered Date	2012/12/31	Title	<b>DDRIII-SODIMM SLOT1</b> <b>Y490-LA8691P</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number <b>Y490-LA8691P</b>
				Date	Tuesday, March 20, 2012 Sheet 12 of 65

[illegible]

Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>DDRIII-SODIMM SLOT2</b>		
Issued Date	2011/11/01	Deciphered Date	2012/12/31	Title		Rev 0.2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	
					<b>Y490-LA8691P</b>	
Date:	Tuesday, March 20, 2012	Sheet	13 of 65			






Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>PCH (1/9) SATA, HDA, SPI, LPC, XDP</b>	
Issued Date	2011/11/01	Deciphered Date	2012/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>Y490-LA8691P</b>	Rev 0.2
				Date: Tuesday, March 20, 2012	Sheet 14 of 65

















GPI053 => This Signal has a weak internal pull-up.  
NOTE: The internal pull-up is disabled after PLTRST# deasserts.

<15,32> S\_DGPU\_RST

<58> NVDD\_PWR\_EN

<23,51> DGPU\_PWR\_EN

<27> DGPU\_GC6\_EN

<37> PCH\_WL\_OFF#

<41> ODD\_DA#\_R

<23,32,37,38,44,45,6> PLT\_RST#

<15> CLK\_PCI\_LPBACK

<45> CLK\_PCI\_EC

<37> CLK\_PCI\_DB

<15> CLK\_PCI\_LPBACK

<45> CLK\_PCI\_EC

<37> CLK\_PCI\_DB

<15> CLK\_PCI\_LPBACK

<45> CLK\_PCI\_EC

<37> CLK\_PCI\_DB

<15> CLK\_PCI\_LPBACK

<45> CLK\_PCI\_EC

<37> CLK\_PCI\_DB

<15> CLK\_PCI\_LPBACK

<45> CLK\_PCI\_EC

<37> CLK\_PCI\_DB

<15> CLK\_PCI\_LPBACK

<45> CLK\_PCI\_EC

<37> CLK\_PCI\_DB

<15> CLK\_PCI\_LPBACK

<45> CLK\_PCI\_EC

<37> CLK\_PCI\_DB

<15> CLK\_PCI\_LPBACK

<45> CLK\_PCI\_EC

<37> CLK\_PCI\_DB

<15> CLK\_PCI\_LPBACK













<45> CLK\_PCI\_EC

<37> CLK\_PCI\_DB

<15> CLK\_PCI\_LPBACK


<45> CLK\_PCI\_EC

<37> CLK\_PCI\_DB




PCH GPIO51 R221 1 2 1K 0402 5%		
Boot BIOS Strap bit1 BBS1		
Bit11	Bit10	Destination
GNT1# / GPIO51	0	Reserved
	1	Reserved
	1	★ SPI (Default)
	0	LPC

Function	PCH_GPIO38	PCH_GPIO67	PCH_GPIO70
Optimus	0	0	X
Reserve	0	1	X
DIS (SLI)	1	0	X
Reserve	1	1	X
14"	X	X	0
15"	X	X	1







GPIO28  
On-Die PLL Voltage Regulator  
This signal has a weak internal pull up


H : On-Die voltage regulator enable  
L : On-Die PLL Voltage Regulator disable




PCH\_GPIO27 (Have internal Pull-High)  
High: VCCVRM VR Enable  
Low: VCCVRM VR Disable




PROC_SEL	H : Sandy Bridge
	L : IVY Bridge











On-Die PLL Voltage Regulator  
H: On-Die PLL voltage regulator enable  
**VCCFDIPLL, VCCAPLLEXP, VCCAPLLDMI2, VCCAPLLSATA**



Before gerber out change to 22u\_0805



Have internal VRM



## POWER

### USB

### PCI/GPIO/LPC

### SATA



### MISC

### CPU

### Clock and Miscellaneous



### RTC

VCC3\_3 = 266mA detal waiting for newest spec  
VCCDMI = 42mA detal waiting for newest spec



On-Die PLL Voltage Regulator  
H: On-Die PLL voltage regulator enable  
**VCCFDIPLL, VCCAPLLEXP, VCCAPLLDMI2, VCCAPLLSATA**

Security Classification		Compal Secret Data		Title	
Issued Date	2011/11/01	Deciphered Date	2012/12/31	Compal Electronics, Inc. PCH (8/9) PWR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HEADQUARTERS OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>Y490-LA8691P</b>	Rev 0.2
Date: Tuesday, March 20, 2012				Sheet 21	of 65




















Security Classification		Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date		2011/1/01		Deciphered Date		2012/12/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				File		N13P-MEM Interface	
				Docuement Number		Y490-LA8691P	
				Date:		Tuesday, March 20, 2012	
				Sheet		27 of 65	




### Memory - Upper 32 bits



	DATA Bus	
Address	0...31	32...63
FbX_CMD0	CS#	
FbX_CMD1	A3_BA3	
FbX_CMD2	A2_BA0	
FbX_CMD3	A4_BA2	
FbX_CMD4	A5_BA1	
FbX_CMD5	WE#	
FbX_CMD6	A7_A8	
FbX_CMD7	A6_A11	
FbX_CMD8	AB1#	
FbX_CMD9	A12_RFU	
FbX_CMD10	A0_A10	
FbX_CMD11	A1_A9	
FbX_CMD12	RA5#	
FbX_CMD13	RST#	
FbX_CMD14	CKE#	
FbX_CMD15	CAS#	
FbX_CMD16		CS#
FbX_CMD17		A3_BA3
FbX_CMD18		A2_BA0
FbX_CMD19		A4_BA2
FbX_CMD20		A5_BA1
FbX_CMD21		WE#
FbX_CMD22		A7_A8
FbX_CMD23		A6_A11
FbX_CMD24		AB1#
FbX_CMD25		A12_RFU
FbX_CMD26		A0_A10
FbX_CMD27		A1_A9
FbX_CMD28		RAS#
FbX_CMD29		RST#
FbX_CMD30		CKE#
FbX_CMD31		CAS#

Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b>	
Issued Date	2011/11/01	Deciphered Date	2012/12/31	Title	<b>N13P-VRAM A Upper</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED OUTSIDE THE CLIENT'S DESIGN DIVISION OR THE R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHIN THIS SHEET NOT THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				<b>Y490-LA8691P</b>	
				Date:	Tuesday, March 20, 2012
				Sheet	29 of 65

### Memory Partition C - Lower 32 bits




### Mode H – Mirror Mode Mapping

DATA Bus		
Address	0..31	32..63
FBX_CMD0	CS#	
FBX_CMD1	A3_BA3	
FBX_CMD2	A2_BA0	
FBX_CMD3	A4_BA2	
FBX_CMD4	A5_BA1	
FBX_CMD5	WE#	
FBX_CMD6	A7_A8	
FBX_CMD7	A6_A11	
FBX_CMD8	AB1#	
FBX_CMD9	A12_RFU	
FBX_CMD10	A0_A10	
FBX_CMD11	A1_A9	
FBX_CMD12	RAS#	
FBX_CMD13	RST#	
FBX_CMD14	CKE#	
FBX_CMD15	CAS#	
FBX_CMD16		CS#
FBX_CMD17		A3_BA3
FBX_CMD18		A2_BA0
FBX_CMD19		A4_BA2
FBX_CMD20		A5_BA1
FBX_CMD21		WE#
FBX_CMD22		A7_A8
FBX_CMD23		A6_A11
FBX_CMD24		AB1#
FBX_CMD25		A12_RFU
FBX_CMD26		A0_A10
FBX_CMD27		A1_A9
FBX_CMD28		RAS#
FBX_CMD29		RST#
FBX_CMD30		CKE#
FBX_CMD31		CAS#

Security Classification	Compal Secret Data		Title	<b>Compal Electronics, Inc.</b> <b>N12P-VRAM C Lower</b> <b>Y490-LA8691P</b>	Rev 0.2
Issued Date	2011/1/01	Deciphered Date	2011/12		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN AUTHORIZATION BY COMPAL ELECTRONICS, INC. THIS SHEET NOR THE INFORMATION IT CONTAINS SHALL NOT BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date: Tuesday, March 20, 2012					Sheet 30 of 65





[illegible][illegible][illegible][illegible]



Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>DDRIII-SODIMM SLOT1</b>			
Issued Date	2011/11/01	Deciphered Date	2012/12/31	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number		Rev
				Custom	Y490-LA8691P		0.2
				Date:	Tuesday, March 20, 2012	Sheet	32 of 65





Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	+3VS_VGA	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
ROM_SI	+3VS_VGA	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	+3VS_VGA	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	+3VS_VGA	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	+3VS_VGA	3GIO_PAD_CFG_ADR[3]	3GIO_PAD_CFG_ADR[2]	3GIO_PAD_CFG_ADR[1]	3GIO_PAD_CFG_ADR[0]
STRAP2	+3VS_VGA	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	+3VS_VGA	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	+3VS_VGA	RESERVED	PCIE_SPEED_CHANGE_GEN3	PCIE_MAX_SPEED	DP_PLL_VDD33V

Resistor Values	Pull-up to +3VS_VGA	Pull-down to Gnd
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

SLOT_CLK_CFG	
0	GPU and MCH don't share a common reference clock
1	GPU and MCH share a common reference clock (Default)

SUB_VENDOR	
0	No VBIOS ROM (Default)
1	BIOS ROM is present

3GIO_PADCFG	
3GIO_PADCFG[3:0]	
0000	Notebook Default

XCLK_417	
0	277MHz (Default)
1	Reserved

USER Straps	
User[3:0]	
1000-1100	Customer defined

PEX_PLL_EN_TERM	
0	Disable (Default)
1	Enable

PCIE_MAX_SPEED	
0	Limit to PCIe Gen1
1	PCIe Gen 2/3 Capable

FB_0_BAR_SIZE	
0	Reserved
1	Reserved
2	256MB (Default)
3	Reserved

SMBUS_ALT_ADDR	
0	0x9E (Default)
1	0x9C (Multi-GPU usage)







VGA_DEVICE	
0	3D Device (Class Code 302h)
1	VGA Device (Default)


X76

GPU	FB Memory (GDDR5)		ROM_SI	ROM_SO	ROM_SCLK	STRAP0	STRAP1	STRAP2	STRAP3	STRAP4
N13P-GT1 28nm	Samsung	K4G20325FD-FC04 2G 64Mx32	PD 30K	PU 10K	PU 25K (SLI) PU 5K (OPT)	PU 45K	PD 5K	PD 10K	PU 5K	PD 10K
		K4G10325FG-HC04 1G 32Mx32	PD 45K							
	Hynix	H5GQ2H24MFR-T2C 2G 64Mx32	PD 25K							
		H5GQ1H24BFR-T2C 1G 32Mx32	PD 35K							






VRAM	X76	VRAM P/N
Samsung	X76409JVL01 (2G 64Mx32)	SA00005B70J
Hynix	X76409JVL02 (2G 64Mx32)	SA00004GD0J

Security Classification	Compal Secret Data				Compal Electronics, Inc.	
Issued Date	2011/11/01	Deciphered Date	2012/12/31		Title	N13P MISC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Size Custom	Document Number Y490-LA8691P
					Date: Tuesday, March 20, 2012	Rev 0.2
					Sheet 33 of 65	





Security Classification		Compal Secret Data		Title	
Issued Date	2011/11/01	Deciphered Date	2012/12/31	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CRT Connector	
Size	Custom	Document Number	Y490-LA8691P		Rev 0.2
Date:	Tuesday, March 20, 2012	Sheet	35	of	65




<17>	TMDS_B_DATA2#_PCH	TMDS B DATA2#_PCH	OPT@	C200	1	2	0.1U	0402	10V6K	HDMI TX2- CK
<17>	TMDS_B_DATA2_PCH	TMDS B DATA2_PCH	OPT@	C201	1	2	0.1U	0402	10V6K	HDMI TX2+ CK
<17>	TMDS_B_DATA1#_PCH	TMDS B DATA1#_PCH	OPT@	C203	1	2	0.1U	0402	10V6K	HDMI TX1- CK
<17>	TMDS_B_DATA1_PCH	TMDS B DATA1_PCH	OPT@	C204	1	2	0.1U	0402	10V6K	HDMI TX1+ CK
<17>	TMDS_B_DATA0#_PCH	TMDS B DATA0#_PCH	OPT@	C205	1	2	0.1U	0402	10V6K	HDMI TX0- CK
<17>	TMDS_B_DATA0_PCH	TMDS B DATA0_PCH	OPT@	C206	1	2	0.1U	0402	10V6K	HDMI TX0+ CK
<17>	TMDS_B_CLK#_PCH	TMDS B CLK#_PCH	OPT@	C207	1	2	0.1U	0402	10V6K	HDMI CLK- CK
<17>	TMDS_B_CLK_PCH	TMDS B CLK_PCH	OPT@	C208	1	2	0.1U	0402	10V6K	HDMI CLK+ CK




Security Classification		Compal Secret Data		Title	
Issued Date	2011/11/01	Deciphered Date	2012/12/31	HDMI CONN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	Y490-LA8691P
				Date	Tuesday, March 20, 2012
				Sheet	36 of 65

Mini-Express Card for WLAN/WiMAX(Half)  
Mini-Express Card for SSD(Full)





# Atheros request can't disable LAN power

Layout Notice : Place as close chip as possible.




Vendor recommend reseve the PU resistor close LAN chip



Note: Place Close to LAN chip  
L39 DCR< 0.15 ohm  
Rate current > 1A


Close to  
Pin40

	LX Voltage <Pin 40>	Configure
AR8151	+1.7V <VDDCT>	R1356, C955
AR8161	+1.1V <DVDDL, AVDDL>	R1357, R1372, L76




Place close to Pin34

H --> Overclocking mode  
L --> Not overclocking mode



Place Close to PIN1


Place Close to LAN chip



Note : C938, C940, C942, 944, reserved for EMI.


For AR8151: Stuff 49.9K and 0.1u

For AR8161: NC





For AR8151: Stuff R1368 for +AVDD3.3





For AR8161: Stuff R1367, C949 for +AVDDH



Change C968, C969 value of Cap from 33pF to 15pF  
for TXC recommend

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/01	Deciphered Date	2012/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LAN-AR8151/8161
Size	Custom	Document Number	Y490-LA8691P	Rev 0.2
Date:	Tuesday, March 20, 2012	Sheet	38	of 65






internal pull up 1.2K to 1.5V  
R for initial thermal  
shutdown temp

REMOTE2+/-:  
Trace width/space:10/10 mil  
Trace length:<8"


**FAN1 Conn**




Security Classification		Compal Secret Data		Compal Electronics, Ltd.	
Issued Date	2011/11/01	Deciphered Date	2012/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				EMC1403/2103 Thermal sensor/FAN	
Size	Custom	Document Number	Y490-LA8691P		Rev
Date:	Tuesday, March 20, 2012	Sheet	40	of	65




## SATA HDD Conn.




## SATA ODD Conn.







## ODD Power Control




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/11/01	Deciphered Date	2012/12/31	HDD/ODD Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Y490-LA8691P	0.2
				Date: Tuesday, March 20, 2012	Sheet 41 of 65




Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b> <b>HD Audio ALC269Q-VC3</b>		
Issued Date	2011/11/01	Deciphered Date	2012/03/09	Title	Document Number <b>Y490-LA8691P</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RECD TO ANY OTHER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.2	
				Date:	Tuesday, March 20, 2012	Sheet 42 of 65





Security Classification		Compal Secret Data		Title	
Issued Date	2011/11/01	Deciphered Date	2010/11/11	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Y490-LA8691P	
Date: Tuesday, March 20, 2012				Sheet	44 of 65



## D



1

## B




## D





## 8








## BATT CHARGE/LOW LED




## PWR LED HDD LED CapsLK LED



## BlueTooth DC



## BT Conn.



## PCB Fedcal Mark PAD



## Screw Hole


### CPU and GPU: H\_3P8X 6

C: H\_3P8X 3

B: H\_3P8X 3

### MIN PCIE: H\_3P3 X 1

E: H\_3P3X 1




CPU

GPU

### ME: H\_8P0 X 8; H\_3P3X 1; H\_4P0X3P0N X 2; H\_2P0X 1


A: H\_2P8X 8



E: H\_3P3X 1

H\_4P0X3P0NX 3


H\_2P0X 2





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/11/01	Deciphered Date	2012/12/31	Title	LED/EC SPI ROM/BT
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Y490-LA8691P
				Date	Tuesday, March 20, 2012
				Sheet	47 of 65
				Rev	0.2






# LEFT SIDE USB3.0 PORT X1



For EMI request  
USB2.0 choke --> SM070000I00  
USB3.0 Choke --> SM070001U00




For ESD request



Security Classification		Compal Secret Data For EMI request		Compal Electronics, Inc.	
Issued Date	2011/11/01	Deciphered Date	2012/12/31	Title	USB3.0 ports
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.2
Date: Tuesday, March 20, 2012				Sheet	48 of 65

**Sleep & Charge**  
**Right side USB Charger Port (USB\_Port5, near JM1C1)**



**Active Mode Selection:**

M1	M2	EM_EN	ACTIVE MODE
* 0	0	1	Dedicated Charger Emulation Cycle
0	1	0	Date Pass-Through
0	1	1	BC1.2 DCP
1	0	0	BC1.2 SDP
1	1	0	Dedicated Charger Emulation Cycle
1	1	1	Date Pass-Through
1	1	1	BC1.2 CDP


**ILIM SETTING**

Pull Low
0R-500mA
10K-900mA
12K-1000mA
15K-1200mA
18K-1500mA
22K-1800mA
27K-2000mA
* 33K-2500mA


**SEL Pin Decode**

Pull Low
0R-1010_000
* 10K-1010_000
12K-1010_000
15K-1010_000
18K-0110_000
22K-0110_000
27K-0110_000
33K-0110_000

**USB Power (USB20\_P9)**




**AUDIO/B Conn.**




**need change to 銅線 material**  
**COMPAL : SP010015W1J**  
**Footprint : 88514-0240N-071**

**Ext. MIC**



**Power Button/B link  
to Function/B Conn. 10pin**




**EMI REQUEST 1ST = SCA00000E00**  
**2ST = SCA00000R00**

Security Classification	Compal Secret Data			<b>Compal Electronics, Ltd.</b>		
Issued Date	2011/11/01	Deciphered Date	2012/12/31	Title	<b>other IO connector</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	<b>Y490-LA8691P</b>	0.2
Date: Tuesday, March 20, 2012				ISheet 50 of 65		


## +5VALW to +5VS

AP4800BGM  
VGS=10V, ID=9A, Rds=18m ohm  
VGS=-25V







## +3VALW to +3VS


AP4800BGM  
VGS=10V, ID=9A, Rds=18m ohm  
VGS=-25V





## +1.5V to +1.5VS




## +3VALW to +3V\_PCH




## +5VALW to +5V\_PCH



## +3VS to +3VS\_VGA







## +3VS to +3VS\_SLI



Security Classification	Compal Secret Data		Title	
Issued Date	2011/11/01	Deciphered Date	2012/12/31	DC Interface
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Y490-LA8691P
Date:	Tuesday, March 20, 2012	Sheet	51	of 65

# DC030006J00








**PH1 under CPU bottom side :**  
CPU thermal protection at 92+/-3 degree C  
Recovery at 56 +3 degree C


**For KB930 --> Keep PU1 circuit**  
(Vth = 0.825V)

**For KB9012 (Red square) --> Remove PU1 circuit, but keep PR206**  
PH201, PR205, PR211, PQ201, PR208, PR212




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIELD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				Y490-LA8691P
				Rev 0.1
				Date: Tuesday, March 20, 2012
				Sheet 53 of 65

Note:  
Use TPS51125 IC can remove RTC refernece LDO  
Use TPS51427 IC must keep RTC refernece LDO











Freq= 266~314KHz , 290KHz(typ)  
Iocp=13.58A~23.10A



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/12/31	Title	1.5VP/1.5VSP_VGA/1.05VSP_VGA
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Y490-LA8691P
				Size	Rev 0.2
				Date: Tuesday, March 20, 2012	Sheet 55 of 65









Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2011/06/30		2012/12/31		VGA COREP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	0.2
				Y490-LA8691P	
Date:				Tuesday, March 20, 2012	
Sheet				58 of 65	







+VCC\_CORE



+VCC\_CORE



+VCC\_CORE




DC: PC73, PC74, PC75, PC76, PC77, PC78 (330uF/9m)  
QC: PC76, PC78 (470uF/4.5m), PC73, PC74, PC75 (330uF/9m)

PC8, PC21, PC22, PC63

+CPU\_CORE

+VCC GFXCORE\_AXG

+VCC GFXCORE\_AXG




PC38, PC39, PC40, PC41

PC38, PC39, PC40, PC41

Below is 458544\_CRV\_PDDG\_0.5 Table 5-8.

Socket Bottom	5 x 22 $\mu$ F (0805) 5 x (0805) no-stuff sites
Socket Top	7 x 22 $\mu$ F (0805) 2 x (0805) no-stuff sites


+1.05VS



PC32, PC49, PC54, PC55, PC56







## Version change list (P.I.R. List)

Page 1 of 1  
for PWR

Item	Reason for change	PG#	Modify List	Date	Phase
1	Reserve 0.1uF for Charger IC	51	Reserve PC321	201109/27	B test
2	EMI Request		change PR322,PR407,PR408,PR503,PR511,PR606,PR804,PR827 to 2.2 ohm add PC526,PC527,PC970,PC971(470uF)	201109/27	B test
3	Combine 1.05V	51	Remove one power rail +V1.05S_VCCPP Pop PR722,PR712,PR718	201109/27	B test
4	Discharge for +1.05VS_VGA by NV Request	53	Reserve PR528	201109/27	B test
5	Set VGA_CORE VBOOT voltage	56	unpop PR806 change PR813 to 147K ohm	201109/27	B test
6	For VGA_CORE power saving by NV Request	56	add PR838 0ohm	201109/27	B test
7	for CPU_CORE load line adjust	57	add PC969	201109/27	B test
8	to prevent MOS over temperature	55/58	change PQ702,PQ901,PQ902,PQ905 TPCA8065	201109/27	B test
9	for CPU_CORE test	59	Reserve PC77,PC78	201109/27	B test
10					
11					
12					
13					
14					
15					
16					
17					

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/30	Deciphered Date	2012/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (PWR)	
				Size	Document Number
				Custom	Y490-LA8691P
Date: Tuesday, March 20, 2012				Sheet	64 of 65
				Rev	0.1

HW PIR (Product Improve Record)

QIQY5 LA-8691P SCHEMATIC CHANGE LIST  
REVISION CHANGE: 0.2  
GERBER-OUT DATE: 2012/03/09

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
01)	03/14	10	R64	Change R64 BOM structure from "a" to "DS3a"
				For Deep S3 Function

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/07/21	Deciphered Date	2012/12/31	Title	LA-6882P PIR (HW)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom	0.1
				Date: Tuesday, March 20, 2012	Sheet 65 of 65